ECEZOY9 LETURE 9 <u>OFFICE</u> HRS - TUNIGNT: 2-6M TODAY - CLOCKS + TIMERS - TUDEDAY: 4-6PM DMINISTRIVIA - <u>LABZ</u>: DUE NEXT WEEK - TRY YO GET FIRST STAGES DONE SOON - HWS: OUT AFTER CLASS

# Module 7. Intro to Clocks and Timers

## Clocks

A microcontroller and its peripherals are just sequential logic circuits. Remember that sequential logic circuits need a *clock signal*. Before a CPU can operate, it must have power, a clock signal, and ground.

Vcc What does a clock signal look like? - YROVIOLS TIME REPENENCE CPU CLK - DRIVES EXECTUTION OF ALL CPU INSTRUCTIONS EVENYTAING EXECUTES IN SORE NUMBER OF CLOCK CYCLES (MIN: 1) A = LUUL-CLK PHILOL 3.31 ~ RISINZ EDGE (0→]) ~ FALLING EDGE (1→0) CLOCK FREQUENCY = // Back = Back 1 CLOCK PUMIOD = 1 "TICK"

## Clocks on the MSP430: The Unified Clock System (UCS)

Microprocessors usually allow you to configure the clocks used by the system. On the MSP430, this tasks is handled by the **Unified Clock System** (UCS), which is billed as "full featured and capable" (read: complex and confusing)!

Like most microcontrollers, the MSP430 has a variety of configurable *clock sources* and clock *signals*:

SOVRLES: CIRCUITS THAT PROVIDE & TIME REF.

SIGNALS. DRIVE PEMPENENALS + CPU CORE

There are two types of clock sources:

• External sources:

- OSCILLATOR CRYSTALS (XTAL) - 1 - CONNECTED TO SPECIAL DINS

• Internal sources:

- GN-CHIP CIRCUITS THAT MAKE AN OSCILLATOR (HOW? MICROIT)

Why is all of this configurability important?

The MSP430F5529 has 5 possible clock sources: XTICLK LOW · PREQUENCY OSCIULATON (LPXTAL) 32768 Ag (32.768 hdg) XT2CLK NIGH - FREAVINCY OSCIULATOR DIGITALLY CRYSTAL (NFXTAL) DIGITALLY CONTINUE OSCIULATOR REFOCLK VLOCLK These provide 3 clock signals to the CPU and peripherals:

**ACLK - Auxiliary Clock:** - USCO BY SOME PERIPHERALS - USUALLY XTICLK > 32768 MCLK - Main or Master Clock: Main or Master Clock: - USED BY CPU (NOW FACT CODE RUNS) SMCLK - Sub-main Clock: 20, Etg - 20, May DEFAULT: 1,048576 MAy - USED BY PEMPHERALS - USUALLY 1.048576 MHz

The three clock signals are *software selectable*, meaning that the user can configure the clock sources and speeds for the CPU and peripherals **at runtime**.

# **Configuring the UCS: The Gist**

In general, configuring the UCS boils down to connecting the various clock sources (XT1, XT2, DCO, etc.) to the 3 clock signals (ACLK, MCLK, SMCLK):



In addition, you also need to configure some parameters for the sources (like the DCO), and the signals (like clock dividers).

## **Configuration notes**

### **Configuring XT1 and XT2**

The low frequency and high frequency crystals XT1 and XT2 are connected via pins on the MSP430. On the MSP430F5529, these pins are multiplexed with P5.4-5 (for XT1) and P5.2-3 (for XT2).

If you want to use XT1 or XT2, you need to configure these pins for **function mode** (as opposed to digital I/O mode) by setting their corresponding bits in P5SEL to 1:

$r_{J}SDL = (DIIJ)DII4 DIIJ DIIZ),$
-------------------------------------

In our lab, this is already done for us in the template in the configDisplay function.

### The DCO (Digitally-controlled oscillator)

The DCO is a *digitally-controlled oscillator*, which means that you can configure its frequency in software. The UCS module provides a frequency-locked loop (FLL) to stabilize the DCO. The frequency for the DCO is defined by the following formula:

LI REKELX YN IN REGISTERS WHAT'S I NERE

#### **Default clock configuration**

After decoding the default register values, we know that **by default**, SMCLK = MCLK, and both use DCOCLK as their source. In addition, ACLK = XT1CLK (if enabled). From this, we can conclude that the default clock settings are as follows:

- ACLK (Auxiliary clock) = 32766 Hy
- MULK (Master/CPU clock) = 1,047576 MHz SMCLK (Sub-main clock) = 1,017576 MHz

In our labs, we will keep it simple and use these default settings! These are important. Remember them!

IN LAB, WE WILL CONFLOURE PERIPHERALS TO DEE TRESE!