

CONTINUING FROM LAST TIME

ECE2049-E22

Using this information, we can write the register configuration:

	Parameters we know	Relevant register field
	CLOCK SOURCE, ALLK	TASS67 = 1
	COUNTING MODE: UP	AC = 1
A)	DIVIDER DIVIDE BY	1 D = 0
	MAX-CNJ = 327	TAZCLRO

We can use this to write:

TA2CTL = TASSEL - 1 (MC-1) 1D-0, TA2CCR0 = 327'1 TA2CCTL0 = CC/E'2 \mathcal{A} TNIS CONFIGURDS THE TTMEN TO TRIBER INTERROPTS AT ANT 20.012



Timer_A Registers www.ti.com 17.3.1 TAxCTL Register Et. FOR TIMEN AZ 2 Timer Ax Control Register Figure 17-16. TAXCTL Register \mathcal{N}_{13} 2 10 8 TASSEL Reserved <u>rw-(</u>0) TW-(0) rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) (3) 16 7 4 ID MC Reserved TACLR TAIE TAIFG rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) rw-(0) w-(0) rw-(0) Table 17-4. TAxCTL Register Description Field Bit 0110 Type Reset Description Ôh 15-10 Reserved RW Reserved 9-8 RW TASSEL 0h Timer A clock source select 00b = TAxCLK 01b = ACLK 10b = SMCLK 11b = INCLK 7-6 ID RW 0h Input divider. These bits along with the TAIDEX bits select the divider for the input clock OPTONAL: CAN DINDE 00b = /101b = /2far TO SLOW IT DOWN 10b = /411b = /8 5-4 MC RW 0h Mode control. Setting MCx = 00h when Timer_A is not in use conserves power. 00b = Stop mode: Timer is halted 01b = Up mode: Timer counts up to TAXCCR0 10b = Continuous mode: Timer counts up to 0FFFFh 11b = Up/down mode: Timer counts up to TAxCCR0 then down to 0000h RW 0h 3 Reserved Reserved 2 TACLR RW 0h Timer A clear. Setting this bit clears TAR, the clock divider logic (the divider setting remains unchanged), and the count direction. The TACLR bit is automatically reset and is always read as zero. 1 TAIE RW 0h Timer_A interrupt enable. This bit enables the TAIFG interrupt request. 0b = Interrupt disabled 1b = Interrupt enabled 0 TAIFG RW 0h Timer_A interrupt flag 0b = No interrupt pending 1b = Interrupt pending

REGISTEN DEPS FROM MSP430. H. 1000 TASSE -1 17000 478

Copyright © 2008–2015, Texas Instruments Incorporated

SLAU208O-June 2008-Revised May 2015 Submit Documentation Feedback

AZCCTLO

www.ti.com

17.3.3 TAxCCTLn Register

Timer_A Registers

Timer_Ax Capture/Compare Control n Register

Figure 17-18. TAxCCTLn Register							
15	14	13	12	11	10	9	8
C	M	CC	CIS	SCS	SCCI	Reserved	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-(0)	r-(0)	rw-(0)
7	6	5	4	3	2	1	0
	OUTMOD		CCIE	CCI	OUT	COV	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

Table 17-6. TAxCCTLn Register Description

Bit	Field	Туре	Reset	Description
15-14	СМ	RW	0h	Capture mode 00b = No capture 01b = Capture on rising edge 10b = Capture on falling edge 11b = Capture on both rising and falling edges
13-12	CCIS	RW	Oh	Capture/compare input select. These bits select the TAxCCR0 input signal. See the device-specific data sheet for specific signal connections. 00b = CCIxA 01b = CCIxB 10b = GND 11b = VCC
11	SCS	RW	0h	Synchronize capture source. This bit is used to synchronize the capture input signal with the timer clock. 0b = Asynchronous capture 1b = Synchronous capture
10	SCCI	RW	0h	Synchronized capture/compare input. The selected CCI input signal is latched with the EQUx signal and can be read via this bit.
9	Reserved	R	0h	Reserved. Reads as 0.
8	САР	RW	0h	Capture mode 0b = Compare mode 1b = Capture mode
7-5		RW OCL NEW	oh VRS MAY	Output mode. Modes 2, 3, 6, and 7 are not useful for TAXCCR0 because EQUX = EQU0. 000b = OUT bit value 001b = Set 010b = Toggle/reset 101b = Toggle 101b = Reset 110b = Toggle/reset 110b = Toggle/set 111b = Reset/set
4	CCIE	RW	0h	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag. 0b = Interrupt disabled 1b = Interrupt enabled
3	CCI	R	0h	Capture/compare input. The selected input signal can be read by this bit.
2	OUT	RW	0h	Output. For output mode 0, this bit directly controls the state of the output. 0b = Output low 1b = Output high

Timer_A Registers





www.ti.com

17.3.4 TAxCCRn Register

Timer_A Capture/Compare n Register

Figure 17-19. TAxCCRn Register

TP2CCCO

15	14	13	12	11	10	9	8
TAxCCRn							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
TAxCCRn							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Table 17-7. TAxCCRn Register Description

Bit	Field	Туре	Reset	Description
15-0	TAxCCR0	RW	0h	Compare mode: TAxCCRn holds the data for the comparison to the timer value in the Timer_A Register, TAR. Capture mode: The Timer_A Register, TAR, is copied into the TAxCCRn register when a capture is performed.

17.3.5 TAxIV Register

Timer_Ax Interrupt Vector Register

MAX-CNT GOOS HONE!

	Figure 17-20. TAxIV Register							
15	14	13	12	11	10	9	8	
	TAIV							
rO	rO	rO	rO	rO	rO	rO	rO	
7	6	5	4	3	2	1	0	
	TAIV							
r0	rO	rO	rO	r-(0)	r-(0)	r-(0)	rO	

Table 17-8. TAxIV Register Description

Bit	Field	Туре	Reset	Description
15-0	TAIV	R	0h	Timer_A interrupt vector value
				00h = No interrupt pending
				02h = Interrupt Source: Capture/compare 1; Interrupt Flag: TAxCCR1 CCIFG; Interrupt Priority: Highest
				04h = Interrupt Source: Capture/compare 2; Interrupt Flag: TAxCCR2 CCIFG
				06h = Interrupt Source: Capture/compare 3; Interrupt Flag: TAxCCR3 CCIFG
				08h = Interrupt Source: Capture/compare 4; Interrupt Flag: TAxCCR4 CCIFG
				0Ah = Interrupt Source: Capture/compare 5; Interrupt Flag: TAxCCR5 CCIFG
				0Ch = Interrupt Source: Capture/compare 6; Interrupt Flag: TAxCCR6 CCIFG
				0Eh = Interrupt Source: Timer overflow; Interrupt Flag: TAxCTL TAIFG; Interrupt Priority: Lowest

NOW DO THE DEFINITIONS FOR REGISTER FIELDS WORK! 10 A CONSTANT IS PROVIDED FOR EACH POSSIBLE VALUE 93 FOR MOST CONFIG REGISTER FIELDS WITH VALUES PLACED IN THE APPROPRIATE FIELDS FOR EACH REGISTER. SO CONVENIENT! FIELD NAMED (VALVE (DECIMAL) TASSEL-1 0000 0001 0000 0000 Éx. MC-1 0000 0000 0001 0000 TASSEL-1/MC-1 0000 0001 0001 0000 -OR- TASSEL-14 MC-1 => YOU CAN COMBINE THESE CONSTANTS TO MAKE SLMOST ALL POSSIBLE REGISTER COMBINATIONS! Ex. SINCE NONE OF THE FIELDS OF (OR OIL (100) O[] I SINGLE REGISTER OVERLAP, WE CAN 1110 +110 TIS TIT COMBINE THEM USING EITNER ADDITION OR BITWISE OR (1) OPERATIONS. NOTE: FOR A SINGLE-BIT FIELD, THE CONSTANT IS JUST THE NAME (EX. CLIE, TAIE), NOT CCIE-1, ETC.



ECE2049-E22

Step 4: Write Interrupt Service Routine (ISR) and enable interrupts

... how do we write interrupts in our code, anyway?

INT -> FUNCTION IN CODE An ISR for Timer A2 looks like this: // Example syntax for TimerA2 ISR - LODS TRUS FUNCTION #pragma vector=TIMER2 A0 VECTOR 🡉 interrupt void TIMER A2 ISR (void) TO INTERRUPT VECTOR DIBLE { // Do something FOR TIMEN AZ // ...

In addition, in your main () you must enable interrupts to tell the CPU to handle them:

// Using pre-defined macros in msp430.h // Global interrupt enable BIS SR(GIE); 7/ ... OR ... enable interrupt();

(The above macros are equivalent. You will see both of them in example code and notes in this class.)

Back to the example: what does it mean when we get an interrupt from Timer A2?

What should the ISR do?

FOR TIMER, IT MEANS TANT TIME HAS ELAPSED

Each interrupt means that the timer has reached MAX_CNT, meaning that 328 ticks of ACLK $\sim = 0.01$ s have elapsed.

Thus, the ISR should count how many interrupts have occurred... and do nothing else:

// Global count of clock ticks NUMBLER OF CODNTIR: unsigned long int timer = 0; ϵ INTERVALS OF KINT THAT #pragma vector=TIMER2 A0 VECTOR _interrupt void TIMER_A2_ISR(void) HAVE FLAPSED DEx. TIMEN = 1234, TIMER++, X107 0.0/2 (1234 TICKS) (0.04/TICK) **Important note:** ALWAYS keep your ISRs short. Why? What happens if your ISR hasn't completed before the next ISR arrives? = 12,31 (cc PLAPSED In general, NEVER do any of the following in an ISR: MADN • <u>Write to the display</u> (SR)• Flush the display • Do floating point math • Call expensive functions like sin () or sprintf() THEING YOU CAN DO DEADLINE MISSED - COUNTIERS - IF STATIMENTS NEXT ISR WILL BE LATEN - DIGITAL 1/0 PING - TAKES TIME AWAP - SET/CLEAR FLAGS. FROM MAIN()



Examples: Using the timer variable

Stopwatch

Now that our ISR is properly configured, what does the variable timer represent? How do you use it to actually display the time?

The timer represents the number of 0.01 second intervals that have elapsed since Timer A2 was started. To use it, we need to convert this to minutes and seconds in order to display it.

How do we do this? Note that we want to do it using *integer math*, since floating point is slow and we eventually want to put this information on the display.

UNSIGNED LONG TIMEN = 2517,' XINT = 0.012 TENTHS NUMBERDANS NUMBER OF SSS., NH, SING THAT NICE ELAPSED, NICE TIMEN UNICEDEN PORT SINCE TIMEN UNICEDEN PORT SINCE TIMEN UNICEDEN PORT WAS STARTED. YOTAL - SEC = TIMEN / 100; 1125 MIN = TOTAL-SEC/60 110 SEZ = TOTAL-SEC 1.60 1125 TOTAL-FRAL = TIMER 1/ 100, 1117 TEWTHS = TOTAL - FRAC [10] 111 FUNDREDITIS = TOTAL - FRAC Y. (0) 117OR THELE PART Tel JUST INTERS

Timer accuracy

How accurate will our stopwatch be? Is that accuracy acceptable? The duration of one ACLK tick = 1/32768 Hz = 3.05e-5 seconds

 $A_{NT} : 0.0h = \frac{MAX-CNT+1}{Kcik}$ 327+1 377CP = 0.0/000597 ACTUAL TIME IS NIGHER. OK FOR LAB, NOT FOR OLYMPICS. TENNINGLOGY! - REPORTED TIME ": TIME REPORTED OR USED BY DEVICE OVER SONE MIERVAL - "ACTUAL TIME". "REAL" TIME THAT HAS ELADED OVER THAT INTERNAL. IP ACTUAL TIME - REPORTED TIME => DEVICE IP ACTUAL TIME 2 REPORTED TIME => DEVICE IS EXST

WHEN DOWS THIS EXMON MATTER! - FON STOPWATEN. P DISPLAY IS OFF BY O.OLD, WE WILL SNOW THE WHENG UALVE (1 1 NOW LONG UNTIL E-MAIN JOD S UP TO 0.002 NOW MANY INTERPORTS? O. OL = (X INTELEVETS) (REPORTED THE - ACTUAL TIME) 0.012 = / (X INTS) (0.012 - 0.010009576)/ X=1023,661 2 1028 IN TERRUPT 2 10.21 SECONDS EVENY 10.29 Stands DISPUNY IS OFF BY 0.01 Now DO WE COMPENSATE FOR THIS?? - "LEAP COUNTING" STRATEDY: SINCE TIMES IS SCON BY ONE INTERVAL EVERY 1024 INTERP. UPTS, CORRECT 137 ADDING I INTENUAL CITERY 1029 INTERPORTS. "IESP COUNT' "LEAP SSCOND "

Since our stopwatch will run slow, how long until it is off by 0.01 second?

Here is how we can add a leap count for this example:

THE LEAP-CNTED #pragma vector=TIMER2 A0 VECTOR _interrupt void TIMER A2 ISR(void) IF(LEAP_CNT LIOZY) E TIMEN++; LEAP-CNT++; ELSE? TIMER += 2;

When using leap counting, we can use the following general rule:

IF TIMER IS SLOW, ISR SNOULD DOUBLE INCREMENT IF TIMER IS FAST, ISR SHOULD SKIP A COUR

In our example, is our leap counting solution perfect? For how long will it be accurate to 0.01 sec?

& REPORTED THE (16.23 52 EX. SAY TIMER = 1022 KETUAL (1023) (. 0100095962) TIMER++ = 71023 - 10.239899.--ON NEXT INTENVAL, ADD AN EXTRA COUNT 10022 /10.25n TIMER = 1025 WITH LEAP COUNTING. (1024) (.0100095762) = 10.25000=38452 DIFF ~ . 385 pm I TY NOUNS TO GET ERMOR EN. GREATER THAN G.OIN ISSS. NW WE DONT OK & FOR STOPWATCH, SINCE MAX ON DISPLAY IS ONLY 999 => DON'T NEED TO CORRECT MORE.

SOM NO TAZCOTLO = ECIE; ECE2049-E21 8-16 TAZCORO = 300 16383! TAZCTL: TASSEL-1+10-0+MC-11 **Configuration example** Configure Timer A2 for 0.5 sec resolution. Do you need to use leap counting? CAN PLUG MAX-CNT ACK. INTO GENATION UP MODE. ASSUNE XINT = 0.52 ACLK NO ALTUAL XINT: MAX-CNT+1 326 32760 TINT, ACTURE 32 0.5= MAX_CNTY1 - 16381 32768 32768 CPICE HOUSED = 1/2 MAK-CNT = 16383 IN . THE CASE = 0.5 r - REGISTER CONFIG: Another configuration example MAY-CNS DIVIDES EVENEY, EXACTLY SO NO LEAP COUNTING! What if you wanted 0.0001 second resolution? What do we do now ACLK = 32768 Hg 0.0001= TINT = MAX-CNT+1 ACLK Shuk 1.048576 MHz TRY ACLK: 0.00012 = per MAX-CNT+1 32768 32768 MAY-CNT: [2.27]: 2 2+1=3 TKKS F = 0F ACLK POUND - 0FF IS NUGE!!INSTUDD TRY SMCLK: 0.000/ = MAX-CNT + 1 1048576 TICKS/INT MAX-CNT = 108 REGISTUR CONFIG: TAZCTL = TASSEL-2 + 10-0. + MC-1 VP MODE KONCLK MODIVIDEN UP MODE TA2CCR0 = 108 TAZCONO = CCIE!