

ECE 2049 LECTURE 11

TEST 4

- TIMES PART 2

ADMINISTRIVA

- HW5: DUE AFTER CLASS, DUE THURS
 - CONTAINS SHORT SURVEY - PLEASE DO ASAP - YOUR FEEDBACK WILL HELP ME SHAPE THE REST OF THE COURSE!
- LAB 2: DEADLINE POSTPONED - DETAILS TOMORROW

OFFICE HOURS

- TODAY: 4-6PM (WEEK)
- TOMORROW: 3-5PM (BUSY)
- FRIDAY: EMAIL ME!

CONTINUING FROM LAST TIME...

Using this information, we can write the register configuration:

Parameters we know	Relevant register field
CLOCK SOURCE: ACLK	TASSEL = 1
COUNTING MODE: UP	MC = 1
DIVIDER = DIVIDE BY 1	ID = 0
MAX-CNT = 327	TA2CLR0

We can use this to write:

```
TA2CTL = TASSEL - 1 | MC - 1 | ID - 0;  
TA2CCR0 = 327;  
TA2CCTL0 = CCIE;
```

THIS CONFIGURES THE
TIMER TO TRIGGER
INTERUPTS AT

$$T_{INT} = 0.01s$$

17.3.1 TAXCTL Register

Timer_Ax Control Register

Et. FOR TIMER A2 → TA2CTL




Table 17-4. TAXCTL Register Description

Bit	Field	Type	Reset	Description
15-10	Reserved	RW	0h	Reserved
9-8	TASSEL	RW	0h	Timer_A clock source select 00b = TAXCLK 01b = ACLK ← 32768 Hz 10b = SMCLK 11b = INCLK
7-6	ID	RW	0h	Input divider. These bits along with the TAIDEX bits select the divider for the input clock. 00b = /1 ← OPTIONAL: CAN DIVIDE 01b = /2 10b = /4 11b = /8 further to slow it down
5-4	MC	RW	0h	Mode control. Setting MCx = 00h when Timer_A is not in use conserves power. 00b = Stop mode: Timer is halted 01b = Up mode: Timer counts up to TAXCCR0 10b = Continuous mode: Timer counts up to 0FFFFh 11b = Up/down mode: Timer counts up to TAXCCR0 then down to 0000h
3	Reserved	RW	0h	Reserved
2	TACL R	RW	0h	Timer_A clear. Setting this bit clears TAR, the clock divider logic (the divider setting remains unchanged), and the count direction. The TACL R bit is automatically reset and is always read as zero.
1	TAIE	RW	0h	Timer_A interrupt enable. This bit enables the TAIFG interrupt request. 0b = Interrupt disabled 1b = Interrupt enabled
0	TAIFG	RW	0h	Timer_A interrupt flag 0b = No interrupt pending 1b = Interrupt pending

REGISTER DEFS FROM MSP430.H:

TASSEL = 1

MC = 1

0000 0001 0000 0000

0000 0000 0001 0000

0000 0001 0001 0000

0110

17.3.3 TAxCTLn Register

Timer_Ax Capture/Compare Control n Register

Figure 17-18. TAxCTLn Register

15	14	13	12	11	10	9	8
CM		CCIS		SCS	SCCI	Reserved	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-(0)	r-(0)	rw-(0)
7	6	5	4	3	2	1	0
OUTMOD			CCIE	CCI	OUT	COV	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

Table 17-6. TAxCTLn Register Description

Bit	Field	Type	Reset	Description
15-14	CM	RW	0h	Capture mode 00b = No capture 01b = Capture on rising edge 10b = Capture on falling edge 11b = Capture on both rising and falling edges
13-12	CCIS	RW	0h	Capture/compare input select. These bits select the TAxCCR0 input signal. See the device-specific data sheet for specific signal connections. 00b = CCIxA 01b = CCIxB 10b = GND 11b = VCC
11	SCS	RW	0h	Synchronize capture source. This bit is used to synchronize the capture input signal with the timer clock. 0b = Asynchronous capture 1b = Synchronous capture
10	SCCI	RW	0h	Synchronized capture/compare input. The selected CCI input signal is latched with the EQUx signal and can be read via this bit.
9	Reserved	R	0h	Reserved. Reads as 0.
8	CAP	RW	0h	Capture mode 0b = Compare mode 1b = Capture mode
7-5	OUTMOD	RW	0h	Output mode. Modes 2, 3, 6, and 7 are not useful for TAxCCR0 because EQUx = EQU0. 000b = OUT bit value 001b = Set 010b = Toggle/reset 011b = Set/reset 100b = Toggle 101b = Reset 110b = Toggle/set 111b = Reset/set
4	CCIE	RW	0h	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag. 0b = Interrupt disabled 1b = Interrupt enabled
3	CCI	R	0h	Capture/compare input. The selected input signal can be read by this bit.
2	OUT	RW	0h	Output. For output mode 0, this bit directly controls the state of the output. 0b = Output low 1b = Output high

NOT OCCURS WHEN MAX CLK IS REACHED!

TAXCCR0
(MAX-CNT)



17.3.4 TAXCCRn Register

Timer_A Capture/Compare n Register

TAXCCR0

Figure 17-19. TAXCCRn Register

15	14	13	12	11	10	9	8
TAXCCRn							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
TAXCCRn							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Table 17-7. TAXCCRn Register Description

Bit	Field	Type	Reset	Description
15-0	TAXCCR0	RW	0h	Compare mode: TAXCCRn holds the data for the comparison to the timer value in the Timer_A Register, TAR. Capture mode: The Timer_A Register, TAR, is copied into the TAXCCRn register when a capture is performed.

MAX-CNT
GOOD HERE!

17.3.5 TAXIV Register

Timer_Ax Interrupt Vector Register

Figure 17-20. TAXIV Register

15	14	13	12	11	10	9	8
TAIV							
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
TAIV							
r0	r0	r0	r0	r-(0)	r-(0)	r-(0)	r0

Table 17-8. TAXIV Register Description

Bit	Field	Type	Reset	Description
15-0	TAIV	R	0h	Timer_A interrupt vector value 00h = No interrupt pending 02h = Interrupt Source: Capture/compare 1; Interrupt Flag: TAXCCR1 CCIFG; Interrupt Priority: Highest 04h = Interrupt Source: Capture/compare 2; Interrupt Flag: TAXCCR2 CCIFG 06h = Interrupt Source: Capture/compare 3; Interrupt Flag: TAXCCR3 CCIFG 08h = Interrupt Source: Capture/compare 4; Interrupt Flag: TAXCCR4 CCIFG 0Ah = Interrupt Source: Capture/compare 5; Interrupt Flag: TAXCCR5 CCIFG 0Ch = Interrupt Source: Capture/compare 6; Interrupt Flag: TAXCCR6 CCIFG 0Eh = Interrupt Source: Timer overflow; Interrupt Flag: TAXCTL TAIFG; Interrupt Priority: Lowest

HOW DO THE DEFINITIONS FOR REGISTER FIELDS WORK?

10
93

A CONSTANT IS PROVIDED FOR EACH POSSIBLE VALUE

FOR MOST CONFIG REGISTER FIELDS, WITH VALUES PLACED IN THE APPROPRIATE FIELDS FOR EACH REGISTER. SO CONVENIENT!

Ex.

	FIELD NAME	VALUE (DECIMAL)			
	TASSEL-1	0000	0001	0000	0000
	MC-1	0000	0000	0001	0000

TASSEL-1 | MC-1 0000 0001 0001 0000

-OR- TASSEL-1 + MC-1

⇒ YOU CAN COMBINE THESE CONSTANTS TO MAKE ALMOST ALL POSSIBLE REGISTER COMBINATIONS!

SINCE NONE OF THE FIELDS OF A SINGLE REGISTER OVERLAP, WE CAN COMBINE THEM USING EITHER ADDITION OR BITWISE OR (|) OPERATIONS.

Ex.

(OR)	0	1
1	1	0
<hr/>		
	1	1

(ADD)	0	1
+	1	0
<hr/>		
	1	1

NOTE: FOR A SINGLE-BIT FIELD, THE CONSTANT IS JUST THE NAME (EX. CCIE, TAIE), NOT CCIE-1, ETC.

Step 4: Write Interrupt Service Routine (ISR) and enable interrupts

... how do we write interrupts in our code, anyway?

INT → FUNCTION
IN CODE

An ISR for Timer A2 looks like this:

```
// Example syntax for TimerA2 ISR
#pragma vector=TIMER2_A0_VECTOR
__interrupt void TIMER_A2_ISR(void)
{
    // Do something
    // ...
}
```

← ADDS THIS FUNCTION (ISR)
TO INTERRUPT VECTOR TABLE
FOR TIMER A2

In addition, in your `main()` you must **enable interrupts** to tell the CPU to handle them:

```
// Using pre-defined macros in msp430.h
_BIS_SR(GIE);           // Global interrupt enable
// ... OR ...
__enable_interrupt();
```

(The above macros are equivalent. You will see both of them in example code and notes in this class.)

Back to the example: what does it mean when we get an interrupt from Timer A2?

What should the ISR do?

FOR TIMER, IT MEANS THAT T_{int} HAS ELAPSED

Each interrupt means that the timer has reached MAX_CNT, meaning that 328 ticks of ACLK

$\approx 0.01s$ have elapsed.

Thus, the ISR should count how many interrupts have occurred... and do nothing else:

```
// Global count of clock ticks
unsigned long int timer = 0;

#pragma vector=TIMER2_A0_VECTOR
__interrupt void TIMER_A2_ISR(void)
{
    TIMER++;
}

```

COUNTER: NUMBER OF INTERVALS OF T_{int} THAT HAVE ELAPSED

*Ex. $TIMER = 1234;$
 $T_{int} = 0.01s$*


Important note: ALWAYS keep your ISRs short. Why?

What happens if your ISR hasn't completed before the next ISR arrives?

$$(1234 \text{ TICKS}) (0.01s / \text{TICK}) = 12.34 \text{ SEC ELAPSED}$$

In general, NEVER do any of the following in an ISR:

- Write to the display
- Flush the display
- Do floating point math
- Call expensive functions like `sin()` or `sprintf()`



THINGS YOU CAN DO

- COUNTERS
- IF STATEMENTS
- DIGITAL I/O PINS
- SET/CLEAR FLAGS.

- DEADLINE MISSED!
- NEXT ISR WILL BE LATE!
- TAKES TIME AWAY FROM MAIN()

THINGS TO DO w/ TIMER VARIABLE

① KEEP TRACK OF ELAPSED TIME

```
IF (EVENT) {  
    START-TIME = TIMER;  
}
```

```
IF ( (CURRENT-TIME - START-TIME) > )  
{ DO-THING();  
}
```

② SCHEDULE EVENTS "EVERY N TICKS"

```
IF ( (TIMER % N) == 0 ) {  
    DO-THING();  
}
```

⚡

THIS IS BEST
FOR SCHEDULING EVENTS
INSIDE AN ISR —
MORE ON THIS LATER,

Examples: Using the timer variable

Stopwatch

Now that our ISR is properly configured, what does the variable timer represent? How do you use it to actually display the time?

The timer represents the number of 0.01 second intervals that have elapsed since Timer A2 was started. To use it, we need to convert this to minutes and seconds in order to display it.

How do we do this? Note that we want to do it using *integer math*, since floating point is slow and we eventually want to put this information on the display.

UNSIGN'D LONG TIMER = 2517;

$\Delta_{int} = 0.01s$

NUMBER OF INTERVALS OF Δ_{int} THAT HAVE ELAPSED SINCE TIMER WAS STARTED.

INT, TOTAL-SEC = TIMER / 100; // 25

MIN = TOTAL-SEC / 60 // 0

SEC = TOTAL-SEC % 60 // 25

INT TOTAL-FRAC = TIMER % 100; // 17

TENTHS = TOTAL-FRAC / 10; // 1

HUNDREDTHS = TOTAL-FRAC % 10; // 7

⇒ CAN GET ALL OF THESE PARTS w/ JUST INTEGER MATH!

Timer accuracy

How accurate will our stopwatch be? Is that accuracy acceptable?

The duration of one ACLK tick = $1/32768$ Hz = $3.05e-5$ seconds

$$T_{int} = 0.012 = \frac{MAX-CNT + 1}{f_{CLK}}$$

$$\frac{327 + 1}{32768} = \underline{\underline{0.01000597s}}$$

WHEN WE SAY 0.012 HAS ELAPSED
ACTUAL TIME IS HIGHER.

OK FOR LAB, NOT FOR OLYMPICS.

TERMINOLOGY:

- "REPORTED TIME": TIME REPORTED OR USED BY DEVICE OVER SOME INTERVAL
- "ACTUAL TIME": "REAL" TIME THAT HAS ELAPSED OVER THAT INTERVAL.

IF ACTUAL TIME > REPORTED TIME \Rightarrow DEVICE IS SLOW

IF ACTUAL TIME < REPORTED TIME \Rightarrow DEVICE IS FAST

WHEN DOES THIS ERROR MATTER?

— FOR STOPWATCH: IF DISPLAY
IS OFF BY 0.01s, WE WILL SHOW THE
WRONG VALUE!!

SPS: NA

HOW LONG UNTIL ERROR ADDS UP TO 0.01s?
HOW MANY INTERRUPTS?

$$0.01 = |(X \text{ INTERRUPTS}) (\text{REPORTED TIME} - \text{ACTUAL TIME})|$$

$$0.01 = |(X \text{ INTS}) (0.01s - 0.010009576s)|$$

$$X = 1023.661 \approx 1024 \text{ INTERRUPTS}$$

$$\approx 10.24 \text{ SECONDS}$$

EVERY 10.24 SECONDS, DISPLAY IS OFF BY
0.01

HOW DO WE COMPENSATE FOR THIS??

⇒ "LEAP COUNTING"

STRATEGY: SINCE TIMER IS SLOW BY ONE
INTERVAL EVERY 1024 INTERRUPTS, CORRECT
BY ADDING 1 INTERVAL EVERY 1024 INTERRUPTS.
"LEAP COUNT"

~~"LEAP SECOND"~~

Since our stopwatch will run slow, how long until it is off by 0.01 second?
 Here is how we can add a leap count for this example:

```

LEAP_CNT = 0
#pragma vector=TIMER2_A0_VECTOR
__interrupt void TIMER_A2_ISR(void)
{
    IF(LEAP_CNT < 1024)
        TIMER++;
        LEAP_CNT++;
    ELSE
        TIMER += 2;
        LEAP_CNT = 0;
}
    
```

When using leap counting, we can use the following general rule:

IF TIMER IS SLOW, ISR SHOULD DOUBLE INCREMENT

IF TIMER IS FAST, ISR SHOULD SKIP A COUNT

In our example, is our leap counting solution perfect? For how long will it be accurate to 0.01 sec?

EX. SAY TIMER = 1022
 TIMER++ = 1023

REPORTED TIME 10.23
 ACTUAL
 $(1023)(.010009576\mu s)$
 $= 10.239999\dots$

ON NEXT INTERVAL,
 ADD AN EXTRA COUNT
 TIMER = 1025

~~10.23~~ 10.25
 $(1024)(.010009576\mu s)$
 $= 10.250003845\mu s$
 DIFF $\approx .385\mu s$

WITH LEAP COUNTING,
 ≈ 4 HOURS TO GET ERROR ~~END~~
 GREATER THAN 0.01s 555. NN

~~USE ONLY~~
 OK FOR STOPWATCH, SINCE MAX ON
 DISPLAY IS ONLY 999 \Rightarrow DON'T NEED TO CORRECT MORE.

\rightarrow TA2CTL0 = CCIE;
 TA2CCR0 = ~~32768~~ 16383;
 TA2CTL = TASSEL-1 + ID-0 + MC-1;

Configuration example

Configure Timer A2 for 0.5 sec resolution. Do you need to use leap counting?

ASSUME UP MODE.
ACLK

$$T_{INT} = 0.5s$$

$$T_{INT} = \frac{MAX-CNT + 1}{32768}$$

$$0.5 = \frac{MAX-CNT + 1}{32768}$$

$$MAX-CNT = 16383$$

IN THIS CASE...

MAX-CNT DIVIDES EVENLY,
SO NO LEAP COUNTING!

CAN PLUG MAX-CNT
 BACK INTO EQUATION
 TO FIND ACTUAL
 TIME:

$$T_{INT, ACTUAL} = \frac{16383 + 1}{32768}$$

$$= \frac{16384}{32768}$$

$$= 1/2$$

$$= 0.5s$$

EXACTLY

REGISTER CONFIG:

Another configuration example

What if you wanted 0.0001 second resolution? What do we do now?

$$0.0001 = T_{INT} = \frac{MAX-CNT + 1}{f_{CLK}}$$

$$ACLK = 32768 Hz$$

$$SCLK = 1.048576 MHz$$

TRY ACLK:

$$0.0001s = \frac{MAX-CNT + 1}{32768}$$

$$MAX-CNT = \lfloor 2.27 \rfloor = 2$$

2 + 1 = 3 TICKS OF ACLK

ROUND-OFF IS HUGE!!

INSTEAD TRY SCLK:

$$0.0001 = \frac{MAX-CNT + 1}{1048576 \text{ TICKS/INT}}$$

REGISTER CONFIG:

$$MAX-CNT = 108$$

$$TA2CTL = TASSEL-2 + ID-0 + MC-1$$

SMCLK ← NO DIVIDER ← UP MODE

$$TA2CCR0 = 108$$

$$TA2CTL0 = CCIE;$$