

Module 8. Timers: Theory and Practice

Topics



- Intro to Interrupts
- Intro to Timers

WHY TIMERS?

- CAN'T RELY ON EXECUTION OF CODE FOR TIMING.
 ↓
 PRECISE.

But first... what is a timer?

TIMER: CIRCUIT THAT COUNTS CLOCK TICKS



*CLK: TIME BETWEEN CLOCK TICKS

*INT: TIME BETWEEN INTERRUPTS


Most microcontrollers have timers in some form. Timers can be used to generate **interrupts** at particular intervals, generate PWM signals, measure frequency of input signals, and more! In this course, we will focus on the generation of timer interrupts, which tell the CPU that a certain amount of time has passed.

Fundamental timer counting modes

Most timers have a number of *counting modes*:

Unidirectional mode (called "Up mode" on the MSP430)

Count from 0 to a *programmer set* maximum count value (which we call MAX_CNT).




Continuous mode

Count from 0 to full count of timer (8, 12, 16 bits, etc.) For a 16 bit timer, this means:

FOR A 16 BIT TIMER


$$0 - (2^{16} - 1) = 0 - 65535$$

$$T_{INT} = 2^{16} \cdot T_{CLK}$$



Up/Down Mode

Counts from 0 to *programmer set* maximum count, then back down to zero



In each mode, most timers (like those on the MSP430) will trigger an interrupt when the count transitions back to 0.

Most timer peripherals have two "operating modes", which control how they use the counter:

- **Capture mode:** Records the counter value when a certain input changes ↗
↳ FREQUENCY COUNTING.
- **Compare mode:** Performs an operation when the counter value reaches a certain value
↳ PERIODIC INTERRUPTS
- PWM GENERATION.

Interrupts

Interrupt: A signal sent to the CPU from a peripheral or external source

- Typically, an interrupt is either a request for the CPU to do something or a notification that the peripheral has something (ie, data) available for the CPU to use.
- The CPU can choose to accept (or to "service") the interrupt, or ignore it. Certain interrupts, called "non-maskable interrupts" (NMIs) cannot be ignored.

Interrupts on the CPU are handled by a special function called an Interrupt Service Routine (ISR).

Note: Interrupts are not just for timers!

Many peripherals on the MSP430 can generate interrupts for different reasons:

- TIMER
- ADC: DATA IS READY
- I/O (ONLY CERTAIN PINS)
- MORE!

What does the CPU do when it receives interrupts?

Arrival of interrupts is *asynchronous* to the program's execution.



How do interrupts work internally?

Peripherals that can trigger interrupts so do by issuing a request to the CPU's *interrupt controller*, often over a dedicated wire called an interrupt request line. The interrupt controller decides how the CPU processes each interrupt:




WHEN AN INTERRUPT OCCURS.

1. STOP EXECUTING CURRENT INSTRUCTION, SAVES "CONTEXT" → ~~WHERE~~ CURRENT LOCATION IN PROGRAM (PROGRAM COUNTER)


2. EXECUTES ISR

3. GOES BACK TO WHERE IT LEFT OFF IN THE PROGRAM (RESTORES CONTEXT)



*INT - FOR A TIMER THIS ~~ALL~~ INTERVAL WILL BE FIXED.

INTERRUPT HARDWARE.




MAPS INTERRUPT TYPE TO FUNCTION IN YOUR CODE.

INT TYPE	ISR FUNCTION
TIMER	TIMER-ISR()
ADC	ADC-ISR()
...	...

Timers on the MSP430

The MSP430F5529 has a number of timer peripherals, as shown in the system block diagram:



MSP430s have two main types of timers, Timer A, and Timer B; both types function in very similar ways, but have some subtle differences. Each chip can have multiple Timer A's and B's, as shown in the block diagram.

The MSP430F5529 has the following timers:

Timer B: Has 7 capture/compare units, can generate PWM signals

Timer A0: Multiple capture compare modules, can generate PWM

Timer A1: Functionally the same as A0

Timer A2: 3 capture compare registers

Buzzer
LCD
WE WILL USE IN LAB.

Additionally, the MSP430F5529 has the following other peripherals that contain timers:

- A Basic Timer, which has some real-time clock features
- The Watchdog timer (WDT)
 - When the WDT is on, it must continuously have its count reset within the program
 - If the count reaches zero, it **resets the MSP430!**

Why does the WDT exist? To prevent your program from getting stuck in some kind of unrecoverable state. We don't want to deal with the WDT in your labs, which is why the first line of every program we write is:

```
WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer
```

This disables the watchdog timer. If you wait too long to stop the watchdog timer, your program will reset only a few milliseconds after startup!

Configuring timers on the MSP430

Like the UCS module, timers are highly configurable!

We will stick to the basic configurations and **only add complexity when we need it!** This is a good design practice, and also makes our lives easier!

Timer A has the following registers:

www.ti.com

Timer_A Registers

17.3 Timer_A Registers

Timer_A registers are listed in [Table 17-3](#) for the largest configuration available. The base address can be found in the device-specific data sheet.

Table 17-3. Timer_A Registers

Offset	Acronym	Register Name	Type	Access	Reset	Section
00h	TAxCTL	Timer_Ax Control	Read/write	Word	0000h	Section 17.3.1
02h	TAxCTL0	Timer_Ax Capture/Compare Control 0	Read/write	Word	0000h	Section 17.3.3
04h	TAxCTL1	Timer_Ax Capture/Compare Control 1	Read/write	Word	0000h	Section 17.3.3
06h	TAxCTL2	Timer_Ax Capture/Compare Control 2	Read/write	Word	0000h	Section 17.3.3
08h	TAxCTL3	Timer_Ax Capture/Compare Control 3	Read/write	Word	0000h	Section 17.3.3
0Ah	TAxCTL4	Timer_Ax Capture/Compare Control 4	Read/write	Word	0000h	Section 17.3.3
0Ch	TAxCTL5	Timer_Ax Capture/Compare Control 5	Read/write	Word	0000h	Section 17.3.3
0Eh	TAxCTL6	Timer_Ax Capture/Compare Control 6	Read/write	Word	0000h	Section 17.3.3
10h	TAxR	Timer_Ax Counter	Read/write	Word	0000h	Section 17.3.2
12h	TAxCCR0	Timer_Ax Capture/Compare 0	Read/write	Word	0000h	Section 17.3.4
14h	TAxCCR1	Timer_Ax Capture/Compare 1	Read/write	Word	0000h	Section 17.3.4
16h	TAxCCR2	Timer_Ax Capture/Compare 2	Read/write	Word	0000h	Section 17.3.4
18h	TAxCCR3	Timer_Ax Capture/Compare 3	Read/write	Word	0000h	Section 17.3.4
1Ah	TAxCCR4	Timer_Ax Capture/Compare 4	Read/write	Word	0000h	Section 17.3.4
1Ch	TAxCCR5	Timer_Ax Capture/Compare 5	Read/write	Word	0000h	Section 17.3.4
1Eh	TAxCCR6	Timer_Ax Capture/Compare 6	Read/write	Word	0000h	Section 17.3.4
2Eh	TAxIV	Timer_Ax Interrupt Vector	Read only	Word	0000h	Section 17.3.5
20h	TAxEX0	Timer_Ax Expansion 0	Read/write	Word	0000h	Section 17.3.6

We will use a subset of these registers:

- **TA2CTL**: Control register for Timer A2
 ↳ CONFIGURE TIMER BLOCK
 - **TA2CTLx**: Control register for a capture/compare block
 ↳ CONTROL ONE CAPTURE/COMPARE EVENT.
 - **TA2CCRx**: Capture/compare register (data register)
 ↳ MAX-CNT GOES HERE.
- } CONTROL REG.
} DATA REGISTER.

We will discuss how to use these registers in detail using an example.

SSS.XIV

Timer configuration example: A stopwatch

Example: Implement a stopwatch that measures seconds and hundredths of seconds on our development board.

RESOLUTION OF OUR TIMER.

First, how do we measure the passage of 0.01 seconds? By counting clock ticks. We will do this by configuring a timer for the job. But how do we start?

In our labs, we can break any problem involving timers into a set of steps:

1. Select a timer to use: How about Timer A2?

WE ONLY HAVE ONE CHOICE: TIMER A2!

2. Map desired behavior to an operating mode (Up, Continuous, Up/Down)

USUALLY, JUST PICK UP MODE

COUNTS FROM
0 → MAX-CNT

COULD USE UP/DOWN FOR A LARGER INTERVAL

3. Select a clock source and configure registers appropriately

$$\begin{aligned}
 T_{INT} &= (MAX-CNT + 1) T_{CLK} \\
 &= \frac{(MAX-CNT + 1)}{f_{CLK}} \\
 0.01s &\quad \downarrow \quad \downarrow \\
 &\quad \quad 0 - (2^{16} - 1) \quad \rightarrow ACLK \text{ OR SMCLK}
 \end{aligned}$$

NEED TO CHOOSE CLOCK SIGNAL:

$$ACLK = 32768 \text{ Hz}, \quad T_{ACLK} = 3.05 \times 10^{-5} \text{ s}$$

$$SMCLK = 1.048576 \text{ MHz}, \quad T_{SMCLK} = 9 \times 10^{-7} \text{ s}$$

SINCE WE ONLY NEED 0.01s RESOLUTION,

ACLK IS FINE.

HOW DO WE CONFIGURE THE TIMER REGISTERS?

7

NEED: MAX-CNT

$$f_{INT} = 0.012 = \frac{MAX-CNT+1}{f_{CLK}}$$

$$0.012 = \frac{MAX-CNT+1}{32768 Hz} \rightarrow \text{TICKS/SECOND}$$

$$MAX-CNT+1 = \underline{327.68} \text{ TICKS}$$

$$MAX-CNT+1 = 328 \text{ TICKS}$$

$$MAX-CNT = 327 \text{ TICKS}$$

$$\frac{327}{32768} = 0.00997... \approx 0.012$$

HOWEVER, WE
CAN ONLY HAVE
AN INTEGER
NUMBER OF
CLOCK TICKS!!

↑
THIS WILL BE
IMPORTANT WHEN
WE TALK ABOUT
TIMER ACCURACY!

Using this information, we can write the register configuration:

Parameters we know	Relevant register field
CLOCK SOURCE: ACLK	TASSEL = 1
COUNTING MODE: UP MODE	MC = 1
DIVIDER: 11	ID = 0
MAX-CNT = 327	SET IN TAZCCRO

We can use this to write:

```
TA2CTL = TASSEL - 1 + ID - 0 + MC - 1;
TA2CCR0 = 327;
TA2CCTL0 = CCIE;
```

BIT HOW DO YOU ACTUALLY CONFIGURE A TIMER REGISTER? NEED TO SET APPROPRIATE BITS FOR YOUR DESIGN!

E.g. TAZCTL
TAICTL

TEXAS INSTRUMENTS
www.ti.com

Timer_A Registers

17.3.1 TaxCTL Register

Timer_Ax Control Register




Table 17-4. TaxCTL Register Description

Bit	Field	Type	Reset	Description
15-10	Reserved	RW	0h	Reserved
9-8	TASSEL = 01b	RW	0h	Timer_A clock source select 00b = TaxCLK 01b = ACLK 10b = SMCLK 11b = INCLK
7-6	ID = 00b	RW	0h	Input divider. These bits along with the TAIDEX bits select the divider for the input clock. 00b = /1 01b = /2 10b = /4 11b = /8 OPTIONAL: CAN DIVIDE CLOCK SIGNAL BY THIS VALUE, WHICH IS USEFUL IF YOU WANT A SLOWER TIMER (REDUCES f _{clk} IN EQUATION)
5-4	MC = 01b	RW	0h	Mode control. Setting MCx = 00h when Timer_A is not in use conserves power. 00b = Stop mode: Timer is halted 01b = Up mode: Timer counts up to TaxCCR0 10b = Continuous mode: Timer counts up to 0FFFFh 11b = Up/down mode: Timer counts up to TaxCCR0 then down to 0000h
3	Reserved	RW	0h	Reserved
2	TACLr	RW	0h	Timer_A clear. Setting this bit clears TAR, the clock divider logic (the divider setting remains unchanged), and the count direction. The TACLr bit is automatically reset and is always read as zero.
1	TAIE	RW	0h	Timer_A interrupt enable. This bit enables the TAIFG interrupt request. 0b = Interrupt disabled 1b = Interrupt enabled
0	TAIFG	RW	0h	Timer_A interrupt flag 0b = No interrupt pending 1b = Interrupt pending

WE COULD SET TAZCTL BY WRITING... BUT THIS WOULD BE HARD TO READ LATER!

~~TAZCTL = 0x0110;~~

INSTEAD, CAN USE PRE-DEFINED VALUES FOR EACH FIELD IN MSP430.H:

TAZCTL = TASSEL_1 | ID_0 | MC_0

MAKE ON THIS

ASSIGN VALUES FOR ALL BITS OF REG (NO 1= OR 0=)

HOW DO THE DEFINITIONS FOR REGISTER FIELDS WORK?

10
93

A CONSTANT IS PROVIDED FOR EACH POSSIBLE VALUE

FOR MOST CONFIG REGISTER FIELDS, WITH VALUES PLACED IN THE APPROPRIATE FIELDS FOR EACH REGISTER. SO CONVENIENT!

FIELD NAME ↘ VALUE (DECIMAL) ↙

Ex.	TASSEL-1	0000	0001	0000	0000
	MC-1	0000	0000	0001	0000

TASSEL-1 | MC-1 0000 0001 0001 0000

-OR- TASSEL-1 + MC-1

⇒ YOU CAN COMBINE THESE CONSTANTS TO MAKE ALMOST ALL POSSIBLE REGISTER COMBINATIONS!

SINCE NONE OF THE FIELDS OF A SINGLE REGISTER OVERLAP, WE CAN COMBINE THEM USING EITHER ADDITION OR BITWISE OR (|) OPERATIONS.

Ex.

(OR)	01	
1	10	
<hr/>		
	11	

(ADD)	01	
+	10	
<hr/>		
	11	

NOTE: FOR A SINGLE-BIT FIELD, THE CONSTANT IS JUST THE NAME (EX. CCIE, TAIE), NOT CCIE-1, ETC.

17.3.3 TAXCTLn Register

Timer_Ax Capture/Compare Control n Register

Figure 17-18. TAXCTLn Register

15	14	13	12	11	10	9	8
CM		CCIS		SCS	SCCI	Reserved	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-(0)	r-(0)	rw-(0)
7	6	5	4	3	2	1	0
OUTMOD			CCIE	CCI	OUT	COV	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)

Table 17-6. TAXCTLn Register Description

Bit	Field	Type	Reset	Description
15-14	CM	RW	0h	Capture mode 00b = No capture 01b = Capture on rising edge 10b = Capture on falling edge 11b = Capture on both rising and falling edges
13-12	CCIS	RW	0h	Capture/compare input select. These bits select the TaxCCR0 input signal. See the device-specific data sheet for specific signal connections. 00b = CCIxA 01b = CCIxB 10b = GND 11b = VCC
11	SCS	RW	0h	Synchronize capture source. This bit is used to synchronize the capture input signal with the timer clock. 0b = Asynchronous capture 1b = Synchronous capture
10	SCCI	RW	0h	Synchronized capture/compare input. The selected CCI input signal is latched with the EQUx signal and can be read via this bit.
9	Reserved	R	0h	Reserved. Reads as 0.
8	CAP	RW	0h	Capture mode 0b = Compare mode ← 1b = Capture mode
7-5	OUTMOD	RW	0h	Output mode. Modes 2, 3, 6, and 7 are not useful for TaxCCR0 because EQUx = EQU0. 000b = OUT bit value 001b = Set 010b = Toggle/reset 011b = Set/reset 100b = Toggle 101b = Reset 110b = Toggle/set 111b = Reset/set
4	CCIE	RW	0h	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag. 0b = Interrupt disabled 1b = Interrupt enabled
3	CCI	R	0h	Capture/compare input. The selected input signal can be read by this bit.
2	OUT	RW	0h	Output. For output mode 0, this bit directly controls the state of the output. 0b = Output low 1b = Output high

TAXCTL0 = CCIE

~~NOT A REGISTER~~
~~IF REGISTER IT'S~~
~~SUB 21~~

VZ
9D

17.3.4 TAxCCRn Register

Timer_A Capture/Compare n Register

Figure 17-19. TAxCCRn Register

15	14	13	12	11	10	9	8
TAxCCRn							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
TAxCCRn							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Table 17-7. TAxCCRn Register Description

Bit	Field	Type	Reset	Description
15-0	TAxCCR0	RW	0h	Compare mode: TAxCCRn holds the data for the comparison to the timer value in the Timer_A Register, TAR. Capture mode: The Timer_A Register, TAR, is copied into the TAxCCRn register when a capture is performed.

MAX CNT GOES HERE!

17.3.5 TAxIV Register

Timer_Ax Interrupt Vector Register

Figure 17-20. TAxIV Register

15	14	13	12	11	10	9	8
TAIV							
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
TAIV							
r0	r0	r0	r0	r-(0)	r-(0)	r-(0)	r0

Table 17-8. TAxIV Register Description

Bit	Field	Type	Reset	Description
15-0	TAIV	R	0h	Timer_A interrupt vector value 00h = No interrupt pending 02h = Interrupt Source: Capture/compare 1; Interrupt Flag: TAxCCR1 CCIFG; Interrupt Priority: Highest 04h = Interrupt Source: Capture/compare 2; Interrupt Flag: TAxCCR2 CCIFG 06h = Interrupt Source: Capture/compare 3; Interrupt Flag: TAxCCR3 CCIFG 08h = Interrupt Source: Capture/compare 4; Interrupt Flag: TAxCCR4 CCIFG 0Ah = Interrupt Source: Capture/compare 5; Interrupt Flag: TAxCCR5 CCIFG 0Ch = Interrupt Source: Capture/compare 6; Interrupt Flag: TAxCCR6 CCIFG 0Eh = Interrupt Source: Timer overflow; Interrupt Flag: TAxCTL TAIFG; Interrupt Priority: Lowest

Step 4: Write Interrupt Service Routine (ISR) and enable interrupts

... how do we write interrupts in our code, anyway?

An ISR for Timer A2 looks like this:

```
// Example syntax for TimerA2 ISR
#pragma vector=TIMER2_A0_VECTOR
__interrupt void TIMER_A2_ISR(void)
{
    // Do something
    // ...
}
```

GO ADDS THIS FUNCTION
TO INTERRUPT VECTOR
TABLE FOR TIMER A2.

In addition, in your main() you must **enable interrupts** to tell the CPU to handle them:

```
// Using pre-defined macros in msp430.h

_BIS_SR(GIE);          // Global interrupt enable
// ... OR ...
enable_interrupt();
```

(The above macros are equivalent. You will see both of them in example code and notes in this class.)

Back to the example: what does it mean when we get an interrupt from Timer A2?
 What should the ISR do?

Each interrupt means that the timer has reached MAX_CNT, meaning that 328 ticks of ACLK
 $\approx 0.01s$ have elapsed.

$$T_{INT} = 0.01s$$

Thus, the ISR should count how many interrupts have occurred... and do nothing else:

```
// Global count of clock ticks
unsigned long int timer = 0;
#pragma vector=TIMER2_A0_VECTOR
__interrupt void TIMER_A2_ISR(void)
{
    TIMER++;
}
```

← COUNT. COUNTER OF INTERVALS OF T_{INT} THAT HAVE ELAPSED.
 Ex. TIMER = 1234

Important note: ALWAYS keep your ISRs short. Why?

12.34 SECONDS

What happens if your ISR hasn't completed before the next ISR arrives?

In general, NEVER do any of the following in an ISR:

- Write to the display
- Flush the display
- Do floating point math
- Call expensive functions like `sin()` or `printf()`

→ DEADLINE MISSED!
 NEXT ISR WILL BE LATE!
 - TAKE TIME AWAY FROM MAIN()

THE THINGS YOU CAN DO:

- COUNTERS
- IF STATEMENTS
- DIGITAL I/O
- SET/CLEAN FLAGS


Examples: Using the timer variable

Stopwatch

Now that our ISR is properly configured, what does the variable timer represent? How do you use it to actually display the time?

The timer represents the number of 0.01 second intervals that have elapsed since Timer A2 was started. To use it, we need to convert this to minutes and seconds in order to display it.

How do we do this? Note that we want to do it using *integer math*, since floating point is slow and we eventually want to put this information on the display.



$$\text{INT TOTAL - SEC} = \text{TIMER} / 100; // 25$$

$$\text{MIN} = \text{TOTAL - SEC} / 60;$$

$$\text{SEC} = \text{TOTAL - SEC} \% 60; \leftarrow (\text{COULD ALSO WRITE: SEC} = \text{TOTAL - SEC} - (60 * \text{MIN}))$$

$$\text{INT TOTAL - FRAC} = \text{TIMER} \% 100 // 17$$

$$\text{TENTHS} = \text{TOTAL - DEC} / 10$$

$$\text{HUNDRETHS} = \text{TOTAL - DEC} \% 10$$

⇒ CAN DO ALL OF THIS W/O FLOAT MATH.

Timer accuracy

$$T_{INT} = 0.01s$$

How accurate will our stopwatch be? Is that accuracy acceptable?

The duration of one ACLK tick = $1/32768 \text{ Hz} = 3.05e-5 \text{ seconds}$

$$T_{INT} = 0.01s = \frac{MAX-CNT+1}{f_{CLK}}$$

$$\frac{327+1}{32768 \text{ Hz}} = 0.0100059762 \text{ EXACTLY}$$

WHEN WE SAY 0.01s HAS PASSED,
ACTUAL TIME IS HIGHER.

OK FOR LAB, NOT FOR OLYMPICS.

TERMINOLOGY

- "REPORTED TIME": TIME REPORTED OR USED BY DEVICE
OVER SOME INTERVAL.

- "ACTUAL TIME": "REAL" TIME ELAPSED OVER THAT INTERVAL.

IF ACTUAL TIME $>$ REPORTED TIME \Rightarrow DEVICE IS SLOW.

IF ACTUAL TIME $<$ REPORTED TIME \Rightarrow ~~PD~~ DEVICE IS FAST
WHEN DOES THIS MATTER?

FOR STOPWATCH: IF DISPLAY IS OFF BY 0.01s,
WE WILL SHOW ~~WRONG~~ WRONG VALUE!

How LONG UNTIL ERROR ADDS UP TO 0.01s?

13A

How MANY INTERRUPTS?

↑
AT THIS POINT, DISPLAY IS NOT ACCURATE.

$$0.01s = (X \text{ INTERRUPTS}) (\text{REPORTED TIME} - \text{ACTUAL TIME})$$

$$0.01s = (X \text{ INTS}) (0.01 - 0.010009756)$$

$$X = 1023.661 \approx 1024 \text{ INTERRUPTS}$$

$$1024 \text{ INTS} \approx 10.24\mu$$

AFTER ~~FOR~~ 1024 INTERRUPTS, OUR DISPLAY IS OFF BY 0.01

How DO WE COMPENSATE FOR THIS??

⇒ LEAP COUNTING

STRATEGY: SINCE TIMER IS SLOW BY 1 INTERVAL

∴ EVERY ~~1024~~ 1024 INTERRUPTS, CORRECT BY ADDING

AN EXTRA COUNT EVERY 1024 INTERVALS

"LEAP COUNT"

"LEAP ~~SECOND~~"

↑
MODERN CLOCKS

Since our stopwatch will run slow, how long until it is off by 0.01 second?

Here is how we can add a leap count for this example:

~~LEAP-CNT = 0~~

```
#pragma vector=TIMER2_A0_VECTOR
__interrupt void TIMER_A2_ISR(void)
{
    IF (LEAP - CNT < 1024)
        TIMER++;
        LEAP - CNT++;
    }
    ELSE {
        TIMER += 2;
        LEAP - CNT = 0;
    }
}
```

When using leap counting, we can use the following general rule:

IF TIMER IS SLOW; ISR ~~SHOULD~~ DOUBLE INCREMENT

IF TIMER IS FAST, ISR SHOULD SKIP A COUNT

In our example, is our leap counting solution perfect? For how long will it be accurate to 0.01 sec?

~~SAY~~ SAY TIMER = 1022
 TIMER++ => 1023

ELAPSED TIME 10.23
 ACTUAL
 $(1023)(0.010009756)$
 $= 10.239999...$

ON NEXT INTERVAL, ADD AN EXTRA COUNT

TIMER = 1025

WITH LEAP COUNTING,

≈ 74 HOURS TO GET ERROR ~~700~~ 1.012

10.25

$(1024)(0.010009756)$
 $= ~~10.25000000~~$
 10.2500038452

OK FOR STOPWATCH, SINCE MAX ON DISPLAY IS 999.

DIFF = 3.85µs

Configuration example

Configure Timer A2 for 0.5 sec resolution. Do you need to use leap counting?

ASSUME UP MODE, ACLK

$$T_{INT} = \frac{MAX-CNT+1}{32768}$$

$$0.5 = \frac{MAX-CNT+1}{32768}$$

$$MAX-CNT = 16383$$

MAX-CNT DIVIDES EVENLY, SO
NO NEED FOR LEAP COUNTING!

$$T_{INT, ACTUAL} = \frac{16383+1}{32768}$$

$$= 1/2$$

$$= 0.5s$$

EXACTLY

Another configuration example

What if you wanted 0.0001 second resolution? What do we do now?

$$T_{INT} = \frac{(MAX-CNT+1)}{A_{CLK}}$$

$$\begin{array}{l} A_{CLK} \quad 32768 \text{ Hz} \\ S_{MCLK} \quad 1,048,576 \text{ MHz} \end{array}$$

ACLK

$$0.0001s = \frac{MAX-CNT+1}{32768}$$

$$MAX-CNT = \lfloor 2.27 \rfloor = 2, \quad 2+1 = 3 \text{ TICKS OF ACLK}$$

→ ROUND-OFF IS HUGE!

INSTEAD, TRY SMCLK

$$0.0001 = \frac{MAX-CNT+1}{1,048,576 \text{ TICKS/INT}}$$

$$MAX-CNT = 108$$

CONFIG:

$$TA2CTL = TASSEL-2 + ID-0 + MC-1$$

$$TA2CCR0 = 108$$

$$TA2CCTL6 = CCIE;$$

↑
SMCLK

↑
NO DIVIDER

↑
UP MODE